



EECE256 Midterm; Section 101 and 102

Dr. Sidney Fels & Steve Oldridge

90 min

closed book, calculator allowed

Student Name: _____ S#: _____ Section # _____


Question	Mark
1 (12)	
2 (8)	
3 (4)	
4 (12)	
Total (36)	

1. You are required by your manager to design a **4-bit prime number** checker (i.e. you want to output 1 if the binary number is prime; don't forget, 0 and 1 are not prime numbers).


a. Show the truth table for the prime number checker. (4 marks)

wxyz	Prime	I_1^0	I_1^1
0000	0	0	
0001	0		y
0010	1	1	
0011	1		
0100	0	2	
0101	1		z
0110	0	2	
0111	1		
1000	0	0	
1001	0		y'z
1010	0	2	
1011	1		
1100	0	2	
1101	1		y'z
1110	0	0	
1111	0		

- b. Design the circuit using a **single 8x1 multiplexer** and a minimal number of extra **AND, OR** or **NOT** gates if needed (i.e., no NAND, NOR, XOR or XNOR, etc.). Show your work including any simplifications done. You must show the final logic diagram with all the pins of the multiplexer labelled properly. State any assumptions that you make (4 marks)



- c. Design the circuit using a **single 4x1 multiplexer** and a minimal number of extra **AND, OR** or **NOT** gates if needed (i.e., no NAND, NOR, XOR or XNOR, etc.). Show your work including any simplifications done. You must show the final logic diagram with all the pins of the multiplexer labelled properly. State any assumptions that you make (4 marks)



a place of mind

- Draw*
Design a two-level circuit
2. Draw a logic diagram using a **minimal** number of NOR gates (2, 3 and 4 input gates are allowed) to implement the following function (8 marks):

$$F(A,B,C,D) = [((A' + B' + C) \cdot D) \oplus (A \cdot B)'] + (C' \cdot D')$$

A B C D	T ₁	T ₂	T ₃	T ₄	T ₅	F
0 0 0 0	1	0	1	1	1	1
0 0 0 1	1	1	1	0	0	0
0 0 1 0	1	0	1	1	0	1
0 0 1 1	1	1	1	0	0	0
0 1 0 0	1	0	1	1	1	1
0 1 0 1	1	1	1	0	0	0
0 1 1 0	1	0	1	1	0	1
0 1 1 1	1	1	1	0	0	0
1 0 0 0	1	0	1	1	1	1
1 0 0 1	1	1	1	0	0	0
1 0 1 0	1	0	1	1	0	1
1 0 1 1	1	1	1	0	0	0
1 1 0 0	0	0	0	0	1	1
1 1 0 1	0	0	0	0	0	0
1 1 1 0	1	0	0	0	0	0
1 1 1 1	1	1	0	1	0	1

CD

AB	00	01	11	10
00	1	0	1	1
01	1	0	0	1
11	1	0	0	0
10	1	0	0	1


(Product of Sums)

$$F' = A'D + B'D + C'D + ABCD'$$

(M1) $F = (A'D) \cdot (B'D) \cdot (C'D) \cdot (ABCD')$

$$F = (A+D)(B+D')(C+D')(A'+B'+C'+D)$$


(M2) $F = A'D + B'D + C'D + ABCD'$



if they Circle 1's (Sum of products)

$$F = C'D' + B'D' + A'D' + ABCD$$

$$= \overline{C+D} + \overline{B+D} + \overline{A+D} + \overline{A+B+C+D}$$



but this is
3 levels and uses 6 gates.



3. Simplify the following Boolean function using a Karnaugh map: (4 marks)

$$F(w,x,y,z) = xyz + wy + wxy' + x'y$$

		yz			
		00	01	11	10
wx	00	0	0	1	1
	01	0	0	1	0
	11	1	1	1	1
	10	0	0	1	1

$$F = wx + yz + x'y$$



a place of mind

4. Using 2x4 decoders and one 4x1 multiplexer, design a circuit with the following properties: It has two 2-bit binary number inputs ($x_1 x_0$)($y_1 y_0$) and


- It has four modes to select the function of the circuit:
 - EQ outputs a 1 if the two inputs are equal
 - GT outputs a 1 if the X is larger than Y
 - LTE outputs a 1 if the X is smaller or equal to Y
 - NULL outputs a 0

You must use a minimum number of 2x4 decoders with enables (i.e. if enable is 0 all outputs are 0, otherwise, the output is 1 for the minterm) and a minimum number of additional gates. *and only one 4x1 mux.*

Show the circuit diagram with all the **pins to the decoders and multiplexer labelled properly**. State the type of decoders you are using and any assumptions you are making in your design. (12 marks)

$x_1 x_0$	$y_1 y_0$	EQ	GT	LTE
00	00	1	0	1
00	01	0	0	1
00	10	0	0	1
00	11	0	0	1
01	00	0	1	0
01	01	1	0	1
01	10	0	0	1
01	11	0	0	1
10	00	0	1	0
10	01	0	1	0
10	10	1	0	1
10	11	0	0	1
11	00	0	1	0
11	01	0	1	0
11	10	0	1	0
11	11	1	0	1

Need a 4x16 decoder, so make from 2x4 decoders



function

$f_1 f_0$	F
00	EQ
01	GT
10	LTE
11	NULL



a place of mind

Electrical and Computer Engineering

NAME: S. Fds

27/10/2010

Extra space if needed.

Midterm Section 101 and 102

Dr. Shihy Fals & Neve Gharib

90 min

closed book, calculator allowed

Student Name: _____

201

Section 1

Question	Mark
1 (12)	
2 (8)	
3 (7)	
4 (3)	
Total (30)	

1. Find the required by an engineer to design a 4-bit prime number checker (i.e. you want to output 1 if the binary number is prime else 0).
 (a) Write the truth table for the prime number checker.

(b) Show the truth table for the prime number checker. (4 marks)

$$y = f(x_3, x_2, x_1, x_0)$$

x_3	x_2	x_1	x_0	y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0