



EECE256 Quiz 4 - section 101

1. Specify the parity equations for a 5 bit number, and show the parity + data representation. Include a parity bit to do single error correction, multiple error correction. (5 marks)

num: $b_0 b_1 b_2 b_3 b_4 \Rightarrow P + num : \begin{matrix} 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 \\ P_1 & P_2 & b_0 & P_4 & b_1 & b_2 & b_3 & P_8 & b_4 & P_{10} \end{matrix}$

① $P_1 = \text{XOR}(b_0, b_1, b_3, b_4)$

① $P_2 = \text{XOR}(b_0, b_2, b_3)$

① $P_4 = \text{XOR}(b_1, b_2, b_3)$

① $P_8 = \text{XOR}(b_4) = b_4$

① $P_{10} = \text{XOR}(P_1, P_2, \dots, b_4) =$
even parity

What is the parity + data of the numbers:

01110? (1 mark) $P_1 = \text{XOR}(0, 1, 1, 0) = 0 \quad P_8 = 0 \Rightarrow 000111000$
 $P_2 = \text{XOR}(0, 1, 1) = 0 \quad P_{10} = 0$
 $P_4 = \text{XOR}(1, 1, 1) = 1$

10101? (1 mark)

$P_1 = \text{XOR}(1, 0, 0, 1) = 0 \quad P_4 = \text{XOR}(0, 1, 0) = 1 \Rightarrow 10011010111$
 $P_2 = \text{XOR}(1, 1, 0) = 0 \quad P_8 = \text{XOR}(b_4) = 1 \quad P_{10} = 1$

2. What are the three stages of computer aided design (CAD) that are used to compile a verilog circuit onto an FPGA? (3 marks)

{ Synthesis ①
Placement ①
Routing ①



a place of mind

Electrical and Computer Engineering

Nov 23, 2010

3. Draw the truth table for a programmable array logic (PAL) with 3 input OR gates, and a single feedback term which implements the following functions:

$$X = AB'C + ACD + A'B'$$

$$Y = AC + AB'D + AB'$$

$$Z = \underbrace{AB + AC'D'} + B'CD + C'D$$

(4 marks)

If $w = AB + AC'D'$ \Rightarrow

A	B	C	D	w	Z
-	-	-	-	1	
-	0	1	1	-	
-	-	0	1	-	

A	B	C	D	X	Y	Z	w
1	0	1	-				
1	-	1	-				
0	0	-	-				
1	-	1	-				
1	0	-	1				
1	0	-	-				
1	-	0	0				
-	0	1	1				
-	-	0	1				
1	1	-	-				
1	1	-	-				
1	-	0	0				

↑
after feedback



Specify the connections which will program the PAL shown below to implement your circuit. Be sure to specify what the AND gate inputs to the PAL are. (3 marks)

