### **EECE 481**

#### Design of CMOS Inverter (Noise-margin-centric approach) Lecture 6

#### Reza Molavi Dept. of ECE University of British Columbia reza@ece.ubc.ca

Slides Courtesy : Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Dr. B. Razavi (UCLA)

#### **Resistive-load Inverter- Review**



0.2

0.4

0.6

0.8

1.2

1.4

1.б

$$V_{OH} = V_{DD}$$

$$V_{OL} \approx \frac{V_{DD}}{1 + kR_L(V_{DD} - V_T)}$$

$$V_{IL} = V_T + \frac{1}{kR_L}$$

$$V_{IH} = V_T + \sqrt{\frac{8 V_{DD}}{3 k R_L}} - \frac{1}{k R_L}$$

- Static power when the output is low
- Not straightforward to increase noise margin
- Large chip area to generate valid logic output

# Saturated-enhancement-load Inverter



To alleviate the area problem we replace the resistor With a diode-connected transistor (always in saturation) This performance of this logic gate is affected by the ratio Of devices, hence called *ratioed* inverter

$$K_{R} = \frac{k_{\text{invert}}}{k_{\text{load}}} = \frac{k' (W/L)_{\text{I}}}{k' (W/L)_{L}} = \frac{(W/L)_{\text{I}}}{(W/L)_{L}}$$

The output voltage does not quite reach  $V_{\text{DD}}$ 

(The Load device requires at least VT drop on its  $\rm V_{GS}$  )

$$V_{OH} = V_{DD} - V_T(V_{OH})$$

$$= V_{DD} - [V_{T0} + \gamma(\sqrt{V_{OH} + 2|\phi_F|} - \sqrt{2|\phi_F|})]$$

# Saturated-enhancement-load Inverter - cont'd



Note that  $V_{in}$  should be the output of previous stage (ideally  $V_{DD} - V_T$ ), however, to keep Things simple we occasionally assume  $V_{in} = V_{DD}$  (see example 4.5)

# Linear-enhancement-load Inverter - cont'd



To overcome the problem of low VOH in previous design , sometime a second supply voltage is used for the load device Putting it in linear region of operation

 $V_{GG} > V_{DD} + V_{TL}(V_{DD})$ 

However, the name is no longer valid, for short-channel regime of operation. Why?



- Address both issues of area and static power consumption

- Load that is complementary to the

- 5 distinct regions of operation can be

V

Vin

 $V_{DD}$   $V_{DD}$   $V_{DD}$   $V_{DD}$   $V_{D}$   $V_{D}$ 

Region II: NMOS saturation, PMOS Linear

 $V_{IL}$  falls in this region (why?)

$$\frac{W_{N}v_{\text{sat}}C_{ox}(V_{\text{in}} - V_{TN})^{2}}{(V_{\text{in}} - V_{TN}) + E_{CN}L_{N}} = \frac{W_{p}}{L_{p}} \frac{\mu_{p}C_{ox}}{\left(1 + \frac{V_{DD} - V_{\text{out}}}{E_{CP}L_{p}}\right)} \times \left[\left(V_{DD} - V_{\text{in}} - |V_{TP}|\right)(V_{DD} - V_{\text{out}}) - \frac{(V_{DD} - V_{\text{out}})^{2}}{2}\right]$$

(Board Notes)

$$V_{IL} = \frac{2 V_{\text{out}} - V_{DD} - |V_{TP}| + (k_N / k_P) (V_{TN})}{1 + (k_N / k_P)}$$



Region III: NMOS saturation, PMOS saturation

 $V_s$  falls in this region (why?)

 $\begin{array}{c|c} & & & & \\ \hline V_{in} & & & \\ - & NMOS & & \\ \hline & & & \\ S & & \\ \hline & & \\ S & & \\ \hline \hline & & \\ \hline & & \\ \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline \\ \hline \hline & & \\ \hline \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \hline \hline \hline \\ \hline \hline$ 

(Board Notes)

$$V_{S} = rac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi}$$

$$\chi = \sqrt{\frac{\frac{W_N}{E_{CN}L_N}}{\frac{W_p}{E_{CP}L_P}}} = \sqrt{\frac{\mu_n W_N}{\mu_p W_p}}$$

**Region IV: NMOS linear, PMOS saturation** 



$$V_{IH} = \frac{2 V_{\text{out}} + V_{TN} + (k_{P}/k_{N}) (V_{DD} - |V_{TP}|)}{1 + (k_{P}/k_{N})}$$

# **CMOS Inverter - Layout**



Note Minimum size, well-plugs, design rules