


**EECE488 Analog CMOS Integrated Circuit Design**  
**Assignment 4**  
**Due: Thursday March 15<sup>th</sup>, 2012 at 9:30am**


2. In the following circuit assume that:

$$\lambda_{(\text{NMOS})} = 0 \text{ V}^{-1}, \gamma = 0, V_{\text{DD}} = 3 \text{ V}, V_{\text{TH}(\text{NMOS})} = 0.5 \text{ V}, \mu_n C_{\text{ox}} = 1 \text{ mA/V}^2$$

Furthermore, assume that  $I_{\text{out}} = 0.5 \text{ mA}$  and all transistors have the same size ( $\frac{W}{L} = 40$ ). Find the value of  $V_{\text{bias}}$  that results in the minimal voltage headroom consumption at node  $V_{\text{out}}$ . **[10 marks]**



2. Assuming that all transistors are in saturation,  $\left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4$ , and  $\lambda = \gamma = 0$ , find an expression for  $I_{\text{out}}$  in terms of  $R$ , transistor parameters (e.g.,  $\mu$  and  $C_{\text{ox}}$ ), and transistor sizes.




3. Design a symmetric differential amplifier based on the topology shown below with the following design specifications:

- $V_{DD}=3.0\text{ V}$
- Total power consumption of 3.0 mW
- Output DC level of 1.5 V
- Differential gain of 9 V/V
- $L=0.4\text{ }\mu\text{m}$  for all devices

Assume that the minimum required voltage at the drain of  $M_0$  to keep it in saturation is 0.2 V.

The technology parameters are:

$\lambda_{(NMOS)}=0\text{ V}^{-1}$ ,  $\lambda_{(PMOS)}=0\text{ V}^{-1}$ ,  $\gamma=0$ ,  $V_{DD}=3.0\text{ V}$ ,  $V_{TH(NMOS)}=|V_{TH(PMOS)}|=0.5\text{ V}$ ,  $\mu_n C_{ox}=1\text{ mA/V}^2$ .



Find  $V_{bias1}$ ,  $R_1$ ,  $R_2$ , and all the transistor widths (i.e.,  $W_0$ ,  $W_1$ , and  $W_2$ ).

**Good luck.**