THE UNIVERSITY OF BRITISH COLUMBIA  
Department of Electrical and Computer Engineering  
EECE 488 – Analog CMOS Integrated Circuit Design  
Take-Home Midterm Exam  
Due: Tuesday, March 12, 2013 at 9:30 am

This is an open book exam and calculators are allowed. Please attempt to answer all problems. A blank sheet will not receive any marks! Also, please note that each problem has its own transistor parameters which may be different from other problems.

Good luck!

This examination consists of 12 pages. Please check that you have a complete copy. You may use both sides of each sheet if needed. Please write the final answers to each question in the designated space at the end of each problem.

<table>
<thead>
<tr>
<th></th>
<th>MAX</th>
<th>GRADE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>TOTAL</td>
<td>80</td>
<td></td>
</tr>
</tbody>
</table>

Solutions

Surname                               First name

Student Number

IMPORTANT NOTE: The announcement “stop writing” will be made at the end of the examination. Anyone writing after this announcement will receive a score of 0. No exceptions, no excuses.

All writings must be on this booklet. The blank sides on the reverse of each page may also be used.

Each candidate should be prepared to produce, upon request, his/her Library/AMS card.

Read and observe the following rules:

No candidate shall be permitted to enter the examination room after the expiration of one-half hour, or to leave during the first half-hour of the examination.

Candidates are not permitted to ask questions of the invigilators, except in cases of supposed errors or ambiguities in examination-questions

Caution - Candidates guilty of any of the following, or similar, dishonest practices shall be immediately dismissed from the examination and shall be liable to disciplinary action:

Making use of any books, papers or memoranda, calculators, audio or visual cassette players or other memory aid devices, other than as authorized by the examiners.

Speaking or communicating with other candidates.

Purposely exposing written papers to the view of other candidates.

The plea of accident or forgetfulness shall not be received.
1. Consider the following single-stage amplifier:

The technology parameters are:
\(\lambda_{\text{NMOS}} = \lambda_{\text{PMOS}} = 0 \ V^{-1}, \gamma = 0, V_{\text{DD}} = 3.0 \ V, V_{\text{TH(NMOS)}} = |V_{\text{TH(PMOS)}}| = 0.5 V, \mu_nC_{\text{ox}} = 1 \ mA/V^2, \mu_pC_{\text{ox}} = 0.25 \ mA/V^2.\)

Assuming that both transistors have the same size of: \((W/L) = 20, M_1\) is in saturation and is biased such that its effective voltage is 0.2 V, find:

a) \(V_{\text{bias}} \) [4 marks]

b) Power consumption of the circuit. [4 marks]

c) Small-signal gain of the circuit, i.e., \(V_{\text{out}}/V_{\text{in}}\). [8 marks]

d) What is the maximum output signal swing. [4 marks]

\[
\begin{align*}
V_{\text{eff}}_1 &= V_{CS_1} - V_{\text{th}} \rightarrow 0.2 V = V_{\text{bias}} - 0.5 V \rightarrow V_{\text{bias}} = 0.7 V
\end{align*}
\]

\[
I_{D_1} = \frac{1}{2} \mu_nC_{\text{ox}} \left(\frac{W}{L}\right) V_{\text{eff}}_1^2 = \frac{1}{2} \times 1 \ \text{mA} / V^2 \times 20 \times (0.2)^2 = 0.4 \ mA
\]

\[
P = V_{\text{DD}} \cdot I_{D_1} = 3 \times 0.4 = 1.2 \ mW
\]

\[
R_o = \infty, \quad A_v = -\frac{g_{m_1}}{g_{m_2}} = -\sqrt{\frac{2 K_n}{\alpha K_p} \cdot I_{D_1}} = -\sqrt{\frac{\mu_n C_{\text{ox}} \left(\frac{W}{L}\right)_1}{\mu_p C_{\text{ox}} \left(\frac{W}{L}\right)_2}}
\]

\[
A_v = -\sqrt{\frac{\mu_n C_{\text{ox}}}{\mu_p C_{\text{ox}}}} = -\sqrt{\frac{1}{0.25}} = -2 \ \sqrt{\frac{1}{2}}
\]

\[
V_{\text{out}}_{\text{max}} = V_{\text{DD}} - |V_{\text{th}}_2|
V_{\text{out}}_{\text{min}} = V_{\text{eff}}_1
\]

\[
\text{Max. swing} = V_{\text{DD}} - |V_{\text{th}}_2| - V_{\text{eff}}_1 = 3 - 0.5 - 0.2 = 2.3 \ V
\]
2. Consider the following circuit:

![Circuit Diagram]

The technology parameters are:
\( \lambda_{\text{NMOS}} = \lambda_{\text{PMOS}} = 0 \text{ V}^{-1}, \gamma = 0, V_{DD} = 3.3 \text{ V}, V_{TH(NMOS)} = |V_{TH(PMOS)}| = 0.5 \text{ V}, \mu_{n}C_{ox} = 0.1 \text{ mA/V}^2, \mu_{p}C_{ox} = 0.05 \text{ mA/V}^2, \) and \( C_{ox} = 5 \text{ fF}/\mu\text{m}^2. \)

Assuming the transistor sizes are: \( L_1 = 0.5 \mu\text{m}, L_2 = 4 \mu\text{m}, W_1 = 5 \mu\text{m}, \) and \( W_2 = 20 \mu\text{m}, \) and furthermore, \( V_{bias} = 0.8 \text{ V}:

a) What is the region of operation of each transistor? [8 marks]

b) If the input signal, \( V_{in} \), is a step function with a small magnitude of 10 mV (i.e., \( V_{in} \) abruptly changes from 0 V to 10 mV at time \( t = 0 \)), what is \( V_{out}(t) \) for \( t \geq 0 \)? [12 marks]

**Note:** If you need to consider a device capacitance, only take into account the gate capacitance.

\[
\begin{align*}
V_{GS1} &= 3.3 - 0.8 = 2.5 \text{ V} > V_{th} , \quad I_{D1} = 0 \quad \rightarrow \quad M_1 \text{ is in deep mode region} \\
V_{DS1} &= 0 \quad \rightarrow \quad V_{G2} = V_{bias} = 0.8 \\
V_{GS2} &= 0.8 > V_{th} , \quad I_{D2} = 0 \quad \rightarrow \quad M_2 \text{ is in deep triode region} \\
\end{align*}
\]

b) For simplicity, we only consider the gate capacitance \( \left(C_{GS}\right)\).

\[
\begin{align*}
R_{ON1} &= \frac{1}{\mu_{n}C_{ox}(W/L)_1(V_{GS1} - V_{th})} = \frac{1}{0.1 \text{ mA/V}^2 \times 10 \times (2.5 - 0.5)} = 500 \text{ \Omega} \\
C_{GS2} &= W_2L_2C_{ox} = 20 \mu\text{m} \times 4 \mu\text{m} \times \frac{5 \text{ fF}}{\mu\text{m}^2} = 400 \text{ fF} \\
\end{align*}
\]
For your convenience the circuit diagram and transistor parameters are replicated here:

![Circuit Diagram]

The technology parameters are:
\( \lambda_{(NMOSS)} = \lambda_{(PMOS)} = 0 \ \text{V}^{-1} \), \( \gamma = 0 \), \( V_{DD} = 3.3 \ \text{V} \), \( V_{TH(NMOS)} = |V_{TH(PMOS)}| = 0.5 \ \text{V} \), \( \mu_n C_{ox} = 0.1 \ \text{mA/V}^2 \),
\( \mu_p C_{ox} = 0.025 \ \text{mA/V}^2 \), \( C_{ox} = 5 \ \text{fF/}\mu\text{m}^2 \), \( L_1 = 0.5 \ \mu\text{m} \), \( L_2 = 4 \ \mu\text{m} \), \( W_1 = 5 \ \mu\text{m} \), and \( W_2 = 10 \ \mu\text{m} \), and \( V_{bias} = 0.8 \ \text{V} \).

Note: If you need to consider a device capacitance, only take into account the gate capacitance.

\[
V_{out}(t) = V_{\text{out, DC}} (1 - e^{-\frac{t}{\tau}}) + V_{out, DC}
\]

\[
\tau = R_{on} \cdot C_{G2} = 560 \ \Omega \times 400 \ \text{fF} = 220 \ \text{pF}
\]

\[
V_{\text{out, DC}} = 10 \ \text{mV} = 0.01 \ \text{V}
\]

\[
V_{out}(t) = 0.01 (1 - e^{-\frac{t}{220 \ \text{pF}}}) + 0.8 \ \text{V}
\]

\( M_1 \) is operating in ____________ region and \( M_2 \) is operating in ____________ region.

\( V_{out}(t) = \)
3. Design a differential amplifier based on the topology shown below with the following design specifications:

- $V_{DD} = 3.0 \text{ V}$
- Total power consumption of 3.0 mW
- Output DC level of 1.5 V
- Differential gain of 40 V/V
- $L = 0.4 \mu \text{m}$ for all devices

Assume that the minimum required voltage at the drain of $M_0$ to keep it in saturation is 0.2 V.

The technology parameters are:

$\lambda_{\text{NMOS}} = 0 \text{ V}^{-1}$, $\lambda_{\text{PMOS}} = 0 \text{ V}^{-1}$, $\gamma = 0$, $V_{DD} = 3.0 \text{ V}$, $V_{TH(NMOS)} = V_{TH(PMOS)} = 0.5 \text{ V}$, $\mu_n C_{ox} = 1 \text{ mA/V}^2$, $\mu_p C_{ox} = 0.25 \text{ mA/V}^2$.

![Differential Amplifier Diagram]

a) Find $V_{\text{bias}}$, and all the transistor widths (i.e., $W_0, W_1, W_2, W_3,$ and $W_4$). [12 marks]

b) Find the minimum and maximum allowable input common-mode (i.e., input DC) levels [8 marks].

\[ a) \quad V_{\text{eff}_0} = 0.2 \text{ V} \]

\[ V_{\text{eff}_0} = V_{\text{bias}} - V_{th} = 0.2 \rightarrow V_{\text{bias}} = 0.2 + 0.5 = 0.7 \text{ V} \]

\[ P = 3 \text{ mW} = I_{D0} \times V_{DD} \rightarrow I_{D0} = \frac{3 \text{ mW}}{3 \text{ V}} = 1 \text{ mA} \]

\[ I_{D0} = 1 \text{ mA} = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right)_0 V_{\text{eff}_0} \rightarrow \]

\[ 1 \text{ mA} = \frac{1}{2} \times 1 \text{ mA} \times \frac{W_0}{V^2} \times \left( \frac{0.2}{0.4} \right)^2 \rightarrow W_0 = 20 \mu \text{m} \]

\[ V_{\text{eff}_3} = V_{DD} - V_{\text{out(DC)}} - |V_{th(p)}| = 3 - 1.5 - 0.5 = 1 \text{ V} \]
For your convenience the circuit diagram and transistor parameters are replicated here:

\( \lambda_{(N\text{MOS})} = 0 \ V^{-1}, \ \lambda_{(P\text{MOS})} = 0 \ V^{-1}, \ \gamma = 0, \ V_{DD} = 3.0 \ V, \ V_{TH(N\text{MOS})} = |V_{TH(P\text{MOS})}| = 0.5 \ V, \ 
\mu_{n\text{ox}} = 1 \ mA/V^2, \ \mu_{p\text{ox}} = 0.25 \ mA/V^2. \)

\[
I_{D3} = \frac{I_{D0}}{2} = 0.5 \ mA = \frac{1}{2} \ \mu_{p\text{ox}} \left( \frac{W}{L} \right)_3 \ \frac{V_{eff3}^2}{2}
\]

\[
0.5 \ mA = \frac{1}{2} \times 0.25 \ \frac{mA}{V^2} \times \frac{W_3^2}{0.4} \times 1^2 \rightarrow W_3 = W_4 = 1.6 \ \mu\text{m}
\]

\[
|A_V| = 40 = \frac{g_m_1}{g_m_3} = \sqrt{\frac{2 \mu_{n\text{ox}} \left( \frac{W}{L} \right)_1}{2 \ \mu_{p\text{ox}} \left( \frac{W}{L} \right)_3} \frac{I_{D1}}{I_{D3}}} = \sqrt{\frac{\mu_{n\text{ox}} \cdot W_1}{\mu_{p\text{ox}} \cdot W_3}} \rightarrow
\]

\[
1600 = \frac{1 \times W_1}{0.25 \times 1.6} \rightarrow W_1 = W_2 = 640 \ \mu\text{m}
\]

b) \( V_{in\ min} (DC \ level) = V_{D0\ min} + V_{GS1} = V_{D0\ min} + V_{eff1} + V_{TH} \)

\[
I_{D1} = 0.5 \ mA = \frac{1}{2} \ \mu_{n\text{ox}} \left( \frac{W}{L} \right)_1 \ \frac{V_{eff1}^2}{2} \rightarrow 0.5 \ mA = \frac{1}{2} \times 1 \ \frac{mA}{V^2} \times \frac{640 \ V_{eff1}}{0.4} \rightarrow
\]

\[
V_{eff1} = 0.025 \ V
\]

\[\Rightarrow V_{in\ min} (DC \ level) = 0.2 + 0.025 + 0.5 = 0.725 \ V\]

\[
V_{GD1} \leq V_{TH} \rightarrow V_{in\ max} - V_{out\ max} \leq V_{TH} \rightarrow V_{in\ max} = 1.5 \leq 0.5
\]

\[\rightarrow V_{in\ max} (DC \ level) = 2 \ V\]
4. In the following circuit assume that:
\[ \lambda_{\text{NMOS}} = \lambda_{\text{PMOS}} = 0 \text{V}^{-1}, \gamma = 0, V_{\text{DD}} = 1.8 \text{V}, I_{\text{bias}} = 50 \mu\text{A}, V_{\text{TH(NMOS)}} = |V_{\text{TH(PMOS)}}| = 0.4 \text{V}, \]
\[ \mu_{\text{nCox}} = 1 \text{mA/V}^2, \mu_{\text{pCox}} = 0.5 \text{mA/V}^2. \]

Furthermore, assume that:
\[ \left( \frac{W}{L} \right)_0 = \left( \frac{W}{L} \right)_1 = \left( \frac{W}{L} \right)_2 = \left( \frac{W}{L} \right)_3 = 10 \]
\[ \left( \frac{W}{L} \right)_4 = \left( \frac{W}{L} \right)_5 = \left( \frac{W}{L} \right)_6 = \left( \frac{W}{L} \right)_7 = \left( \frac{W}{L} \right)_8 = \left( \frac{W}{L} \right)_9 = 20 \]
\[ \left( \frac{W}{L} \right)_7 = 5, \text{ and } \left( \frac{W}{L} \right)_10 = 60 \]

Given that the dc level of the inputs (i.e., input common mode) is 1.2 V:

i) Find the maximum and minimum voltage of \( V_{\text{out1}} \) and \( V_{\text{out2}} \) for which all devices stay in saturation. [12 marks]

ii) What is the differential output signal swing? [3 marks]

iii) Assuming that the circuit is driven by a differential signal, find the magnitude of the differential gain of the circuit, when a resistor of value 10 kΩ is connected between \( V_{\text{out1}} \) and \( V_{\text{out2}} \). [5 marks]

\[
\left( \frac{W}{L} \right)_1 = \left( \frac{W}{L} \right)_2 = \left( \frac{W}{L} \right)_3 = \left( \frac{W}{L} \right)_6
\]
\[ V_{G_S0} = V_{G_S1} = V_{G_S2} = V_{G_S3} \]

\[
\left( \frac{W}{L} \right)_10 = 3 \left( \frac{W}{L} \right)_9
\]
\[ V_{G_S9} = V_{G_S10} \]

\[ \{ \Rightarrow I_{D_0} = I_{D_1} = I_{D_2} = I_{D_3} = I_{bias} = 50 \mu\text{A} \]

\[ \{ \Rightarrow I_{D_{D0}} = 3 I_{D_9} = 3 I_{bias} = 150 \mu\text{A} \]

\[ I_{D_7} = I_{D_2} = 50 \mu\text{A} \]
\[ I_{D_6} = I_{D_8} = \frac{I_{D_{10}} - I_{D_7}}{2} = \frac{150 - 50}{2} = 50 \mu\text{A} \]
\( V_{\text{in (DC-level)}} = 1.2 \, V \)

\[ I_{D6} = 50 \mu A = \frac{1}{2} \times \frac{1}{2} \frac{mA}{V^2} \times 20 \times V_{\text{eff}_6}^2 \quad \rightarrow \quad V_{\text{eff}_6} = 0.1 \, V \]

\[ V_{\text{eff}_6} = V_{S6} - |V_{th}| \quad \rightarrow \quad 0.1 = V_{S6} - 1.2 - 0.4 \quad \rightarrow \quad V_{S6} = V_{G7} = 1.7 \, V \]

\[ I_{D7} = 50 \mu A = \frac{1}{2} \times \frac{1}{2} \frac{mA}{V^2} \times 5 \times V_{\text{eff}_7}^2 \quad \rightarrow \quad V_{\text{eff}_7} = 0.2 \, V \]

\[ V_{\text{eff}_7} = V_{S7} - |V_{th}| \quad \rightarrow \quad 0.2 = 1.7 - V_{G7} - 0.4 \quad \rightarrow \quad V_{G7} = V_{D7} = 1.1 \, V \]

\[ I_{D1} = 50 \mu A = \frac{1}{2} \times \frac{1}{2} \frac{mA}{V^2} \times 10 \times V_{\text{eff}_1}^2 \quad \rightarrow \quad V_{\text{eff}_1} = 0.1 \, V \]

\[
\begin{aligned}
\{ & V_{\text{out min}} = V_{\text{eff}_1} = 0.1 \, V \\
& V_{DG4} \leq |V_{th}| \quad \rightarrow \quad V_{\text{out max}} = 1.1 \leq 0.4 \quad \rightarrow \quad V_{\text{out max}} = 1.5 \, V
\end{aligned}
\]

b) Output swing, differential = \( 2 \times \) output swing, single-ended

\[ = 2 \times (1.5 - 0.1) = 2.8 \, V \]

c) Half circuit:

\[ R_0 = \infty \]

\[ \frac{V_{\text{out}2}}{2} = -g_{m6} \cdot \frac{V_{\text{in}2}}{2} \cdot \frac{R}{2} \quad \rightarrow \quad |A_{v}| = \left| \frac{V_{\text{out}}}{V_{\text{in}}} \right| = g_{m6} \cdot \frac{R}{2} \]

\[ g_{m6} = \sqrt{2 \times \frac{1}{2} \frac{mA}{V^2} \times 20 \times 50 \mu A} = \frac{1 \, mA}{V} \]

\[ |A_{v}| = \frac{1 \, mA}{V} \times \frac{10 \, k\Omega}{2} = 5 \]