EECE 488 Analog CMOS Integrated Circuit Design Design Project: Opamp Design Due: Sunday April 25th, 2010, by 11:59pm

The objective of this project is to design a differential input single-ended output CMOS opamp for a specific application where the opamp will be used as a buffer as shown in Figure 1. For this design only NMOS, PMOS transistors, capacitors, and resistors can be used. For this design you are asked to use the 0.35µm CMOS technology whose model file can be accessed through:

/CMC/kits/cmosp35/models/hspice/icdhspice.init

In your op-amp design ideal sources **cannot** be used **except** for V_{DD} and V_{SS} (i.e., ideal sources cannot be used to generate bias currents or voltages, however, it is suggested that in the first pass of your design, you use ideal bias current sources and then once you met the specifications replace the bias sources with transistor-level designs). The unity gain buffer of Figure 1 is intended for either input step signals or sinusoidal signals with frequencies less than 60MHz (Note that you are asked to over design for the unity gain frequency of the opamp). The design specifications are summarized in Table 1.



Figure 1. Opamp in unity-gain feedback (i.e., unity buffer)

Process	0.35µm CMOS
V _{DD}	1.5V
V _{SS}	-1.5V
Load	1pF
A _{DM0} (low-frequency open-loop small-signal gain)	≥ 1000 V/V
A _{CM0} (low-frequency open-loop small-signal common-mode gain)	$\leq 0.1 \text{ V/V}$
Phase margin	≥ 60°
Unity gain frequency	≥ 100MHz
Slew rate	$\geq 10 V/\mu s$
Nominal input and output common-mode voltage	0V
Output voltage swing (peak to peak)	≥1.6V
Power	$\leq 1 \text{mW}$

Table 1. Design Specifications

In your report, include the transient output responses for four different input steps with amplitudes of 0.1V, 1V, -0.1V, and -1V. Measure and report the initial rising/falling slopes of the output and also the 1% settling times (this is the time required for the output to reach within 1% of its final value).

Bonus:

Design your opamp such that the specifications are met under a $\pm 10\%$ variation of the supply voltage.

To submit your assignment report and the SPICE code of your design, please follow these steps:

- 1. Use the following command to create the appropriate directory in your home directrory: **mkdir** ~/eece488/project
- 2. Put your SPICE file and any other relevant file such as your assignment report in this directory.
- 3. Use the following command to handin your project: handin eece488 project
- 4. You need to handin at least your spice code and a document which includes your name, student number, a table summarizing the performance results of your opamp, summary of your hand calculations and a brief description of your design approach, required plots including the bode plot of open-loop transfer function on which achieved phase margin and low frequency gain are annotated, bode plot of closed-loop system on which the 3dB frequency of the system is indicated, and any comments and conclusions. Please also include the schematic of your design with transistor sizes and bias currents indicated on the schematic beside each transistor (component values should be indicated beside each component).
- 5. Any other supporting document(s) or graph(s) that you would like to hand in should be placed in this directory.

Good luck!