EECE 488 Analog CMOS Integrated Circuit Design Design Project: Opamp Design Due: Monday April 18th, 2011, by 11:59pm

The objective of this project is to design a differential input single-ended output CMOS opamp for a specific application where the opamp will be used as a buffer as shown in Figure 1. For this design only NMOS, PMOS transistors, capacitors, and resistors can be used. For this design you are asked to use the 0.35µm CMOS technology whose model file is:

/CMC/kits/cmosp35/models/hspice/mm0355v.l

In your op-amp design, you can use one (and only one) ideal dc current source as a bias generator and generate all the other required bias currents from this current source. Note that the overall power consumption of your circuit includes the power of this ideal current source. Other than V_{DD} and V_{SS} , you cannot use any other ideal voltage source. If you need a bias voltage, you have to design a circuit to create that voltage. The unity gain buffer of Figure 1 is intended for sinusoidal signals with frequencies less than 1 MHz (Note that you are asked to over design for the unity gain frequency of the opamp). The design specifications are summarized in Table 1.




Figure 1. Opamp in unity-gain feedback (i.e., unity buffer)

Process	0.35 µm CMOS
V _{DD}	1.5 V
V _{SS}	-1.5 V
Load	5 pF
A _{DM0} (low-frequency open-loop small-signal gain)	\geq 70 dB
A _{CM0} (low-frequency open-loop small-signal common-mode gain)	≤ -20 dB
Phase margin	≥ 60°
Unity gain frequency	≥ 10 MHz
Slew rate	$\geq 1 \text{ V/}\mu\text{s}$
Nominal output common-mode voltage	0 V
Output voltage swing (peak to peak)	$\geq 2 V$
Power	\leq 500 μ W

 Table 1. Design Specifications

In your report, include the transient output responses for four different input steps with amplitudes of 0.1V, 1V, -0.1V, and -1V. Measure and report the initial rising/falling slopes of the output and also the 1% settling times (this is the time required for the output to reach within 1% of its final value). Bonus:

You will receive a bonus, if your design meets the above specification and has an input common-mode range of 1 V.

To submit your assignment report and the SPICE code of your design, please follow these steps:

- 1. Use the following command to create the appropriate directory in your home directrory: **mkdir** ~/eece488/project
- 2. Put your SPICE file and any other relevant file such as your assignment report in this directory.
- 3. Use the following command to handin your project: handin eece488 project
- 4. You need to handin at least your spice code and a document which includes your name, student number, a table summarizing the performance results of your opamp, summary of your hand calculations and a brief description of your design approach, required plots including the bode plot of open-loop transfer function on which achieved phase margin and low frequency gain are annotated, bode plot of closed-loop system on which the 3dB frequency of the system is indicated, and any comments and conclusions. Please also include the schematic of your design with transistor sizes and bias currents indicated on the schematic beside each transistor (component values should be indicated beside each component).
- 5. Any other supporting document(s) or graph(s) that you would like to hand in should be placed in this directory.

Good luck!