

Marking				
Assignments	10% (4 to 6)			
Midterm	15%			
Project	25%			
Final Exam	50%			
		-		
SM	EECE 488 - Set 1: Introduction and Background	2		



















Simplistic Model					
<ul> <li>MOS transistors have three terminals: Gate, Source, and Drain</li> <li>Gate</li> <li>Source</li> <li>Drain</li> </ul>					
<ul> <li>The voltage of the Gate terminal determines the type of connection between Source and Drain (Short or Open).</li> <li>Thus, MOS devices behave like a switch</li> </ul>					
	$V_{\rm G}$ high	Device is ON D is shorted to S	Device is OFF D & S are disconnected	-	
	$V_{\rm G}$ low	Device is OFF D & S are disconnected	Device is ON D is shorted to S	-	
SM EECE 488 – Set 1: Introduction and Background 12					

































































































![](_page_30_Figure_0.jpeg)

![](_page_30_Figure_1.jpeg)

![](_page_31_Figure_0.jpeg)

![](_page_31_Figure_1.jpeg)

![](_page_32_Figure_0.jpeg)

![](_page_32_Figure_1.jpeg)

![](_page_33_Figure_0.jpeg)

![](_page_33_Figure_1.jpeg)

![](_page_34_Figure_0.jpeg)

![](_page_34_Figure_1.jpeg)

![](_page_35_Figure_0.jpeg)

![](_page_35_Figure_1.jpeg)

![](_page_36_Figure_0.jpeg)

![](_page_36_Figure_1.jpeg)

![](_page_37_Figure_0.jpeg)

![](_page_37_Figure_1.jpeg)

![](_page_38_Figure_0.jpeg)

![](_page_38_Figure_1.jpeg)

![](_page_39_Figure_0.jpeg)

![](_page_39_Figure_1.jpeg)

![](_page_40_Figure_0.jpeg)

![](_page_40_Figure_1.jpeg)

![](_page_41_Figure_0.jpeg)

![](_page_41_Figure_1.jpeg)