

Gate Level Minimization
Chapter 3

EECE 256
Dr. Sidney Fels
Steven Oldridge

Topics

- Using maps to simplify Boolean functions
- Product of sums simplification
- Don't cares in the map
- NAND and NOR
- XOR and Parity
- a brief intro to HDL

9/23/10 (c) S. Fels, since 2010 2

Using geometry to simplify

- Remember when we did:
 - $F = xy + xy' = x(y+y') = x$? or
 - $F = xy + x'y = y(x+x') = y$?
- Finding these $A+A'$ groups can be done easily with a map
- But, have to create the map carefully
- Easiest to see illustrated...

9/23/10 (c) S. Fels, since 2010 3

n-variable maps, Karnaugh maps, K-maps

- let's look at two variable maps

m_0	m_1
m_2	m_3

	y	0	1
x	0	m_0 $x'y'$	m_1 $x'y$
1	x	m_2 xy'	m_3 xy

(a) (b)

9/23/10 (c) S. Fells, since 2010 4

n-variable maps, Karnaugh maps, K-maps

- let's look at two variable maps

m_0	m_1
m_2	m_3

	y	0	1
x	0	m_0 $x'y'$	m_1 $x'y$
1	x	m_2 xy'	m_3 xy

This is a truth table redrawn

(a) (b)

9/23/10 (c) S. Fells, since 20 5

n-variable maps, Karnaugh maps, K-maps

- let's look at two variable maps

m_0	m_1
m_2	m_3

	y	0	1
x	0	m_0 $x'y'$	m_1 $x'y$
1	x	m_2 xy'	m_3 xy

Notice: (x+x') here

(a) (b)

9/23/10 (c) S. Fells, since 2010

K-maps

- So, if we have a function, just use the map as a truth table and circle the ones
 - adjacent columns or rows indicate where simplification can happen

9/23/10

(c) S. Fels, since 2010

7

2 variable map example

$$F = m_3$$

		y	
		0	1
x	0	m_0	m_1
	1	m_2	m_3

(a) xy

$$F = m_1 + m_2 + m_3$$

		y	
		0	1
x	0	m_0	m_1
	1	m_2	m_3

(b) $x + y$

9/23/10

(c) S. Fels, since 2010

8

2 variable map example

$$F = m_3$$

		y	
		0	1
x	0	0	0
	1	0	1

(a) xy

$$F = m_1 + m_2 + m_3$$

		y	
		0	1
x	0	0	1
	1	1	1

(b) $x + y$

9/23/10

(c) S. Fels, since 2010

9

3 variable map example

m_0	m_1	m_3	m_2
m_4	m_5	m_7	m_6

		y			
		00	01	11	10
x	yz	m_0	m_1	m_3	m_2
0		$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
1		$xy'z'$	$xy'z$	xyz	xyz'
		z			

(a)
(b)

9/23/10
(c) S. Fells, since 2010
10

3 variable map example

$F = \Sigma(2, 3, 4, 5)$

		y			
		00	01	11	10
x	yz	m_0	m_1	m_3	m_2
0		0	0	1	1
1		1	1	0	0
		z			

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

9/23/10
(c) S. Fells, since 2010
11

3 variable map example

$F = \Sigma(2, 3, 4, 5)$

		y			
		00	01	11	10
x	yz	m_0	m_1	m_3	m_2
0		0	0	1	1
1		1	1	0	0
		z			

$x'y$

$F = xy' + x'y$

9/23/10
(c) S. Fells, since 2010
12

3 variable map

• $F = \Sigma(3,4,6,7)$

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	0	1	0
1	1	1	1

Note: $xy'z' + xyz' = xz'$

9/23/10 (c) S. Fells, since 2010 13

3 variable map

• $F = \Sigma(3,4,6,7)$

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	0	1	0
1	1	1	1

Note: $xy'z' + xyz' = xz'$

$F = yz + xz'$

9/23/10 (c) S. Fells, since 2010 14


More points to remember

- cover all 1's with maximum geometry
 - rectangle or square
 - watch out for wrap around
- don't double count if not needed

9/23/10 (c) S. Fells, since 2010 15

4 variable map

m_0	m_1	m_2	m_3
m_4	m_5	m_6	m_7
m_{12}	m_{13}	m_{14}	m_{15}
m_8	m_9	m_{11}	m_{10}



(b)


(a)

Don't forget Gray coding here

9/23/10
(c) S. Fells, since 2010
16

4 variable map

• $F = \Sigma (0,1,2,4,5,6,8,9,12,13,14)$



Note: $w'y'z' + w'yz' = w'z'$
 $xy'z' + xyz' = xz'$

w	x	y	z	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

9/23/10
(c) S. Fells, since 2010
17

Prime implicants

- largest box called Prime Implicant
- Prime implicants that have to be there are called:
 - essential prime implicants

9/23/10
(c) S. Fells, since 2010
18

Don't care conditions

- Often, there are parts of the function that are unused values
 - i.e., BCD only uses 0-9 encodings, so the others don't matter
 - in this case, you can choose either a 0 or 1 for it to make your simplification better


9/23/10

(c) S. Fels, since 2010

22

Example

- $F = \Sigma(1,3,7,11,15)$
- $d = \Sigma(0,2,5)$




9/23/10

(c) S. Fels, since 2010

23

don't care Example

- Of course, if you want product-of-sum form, circle 0's and x to get minimal forms




9/23/10

(c) S. Fels, since 2010

24

NAND and NOR

- NAND: Universal gate (any digital circuit can be implemented using only NAND gates)
- We just have to show that AND, OR and NOT can be implemented with NANDs




9/23/10

25

Another way to look at it:

- two ways to draw a NAND gate




- Suggests a way to create all NAND gate implementation
 - move the bubbles around in a sum-of-products implementation...
 - you can also use algebra

9/23/10

(c) S. Fells, since 2010

26

Moving the inverters for all-NAND



9/23/10

(c) S. Fells, since 2010

27

NAND only implementations: ex 1

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

(a)

$$F = xy' + x'y + z$$

(b)

(c)

9/23/10 (c) S. Fels, since 2010 28

multi-level all-NAND

(a) AND-OR gates

$$F = (AB' + A'B)(C + D')$$

(b) NAND gates

9/23/10 (c) S. Fels, since 2010 29

all-NOR implementation

- Same idea, just start with product-of-sum notation

Inverter $x \xrightarrow{\text{NOT}} (x+x)' = x'$

OR $x, y \xrightarrow{\text{OR}} (x+y)'$

AND $x, y \xrightarrow{\text{AND}} (x' + y')' = xy$

9/23/10 (c) S. Fels, since 2010 30

all NOR implementation

$F=(AB'+A'B)(C+D')$

9/23/10 (c) S. Fels, since 2010 31

all NOR implementation

$F=(AB'+A'B)(C+D')$

9/23/10 (c) S. Fels, since 2010 32

XOR and Parity

- Notice, in K-map we sometime get a checker board pattern...

9/23/10 (c) S. Fels, since 2010 33

XOR

- Exclusive-OR
 - $x \oplus y = x'y + xy'$

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

	x	1
0	0	1
1	1	0

(a) With AND-OR-NOT gates

(b) With NAND gates

Fig. 3-32 Exclusive-OR Implementations

9/23/10
(c) S. Fels, since 2010
34

3 input XOR – Even/Odd checker

	BC	00	01	11	10
A	0		1		1
A	1	1		1	

(a) Odd function
 $F = A \oplus B \oplus C$

	BC	00	01	11	10
A	0	1		1	
A	1		1		1

(a) Even function
 $F = (A \oplus B \oplus C)'$

Fig. 3-33 Map for a Three-variable Exclusive-OR Function

9/23/10
(c) S. Fels, since 2010
35

3 input XOR – Even/Odd checker

	BC	00	01	11	10
A	0		1		1
A	1	1		1	

(a) Odd function
 $F = A \oplus B \oplus C$

	BC	00	01	11	10
A	0	1		1	
A	1		1		1

(a) Even function
 $F = (A \oplus B \oplus C)'$

Fig. 3-33 Map for a Three-variable Exclusive-OR Function

$F = \Sigma(1,3,5,7)$ odd # of 1's only
 $F = \Sigma(0,2,4,6)$ even number of 1's only

9/23/10
(c) S. Fels, since 2010
35

Even/Odd checker extends to multiple inputs

- called Parity
- Useful for error checking and correcting

9/23/10 (c) S. Fells, since 2010 37

Example: Design a 3-bit even parity generator

x	y	z	P
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

9/23/10 (c) S. Fells, since 2010 38

Example 1: Design a 3-bit even parity generator (total bits even)

x	y	z	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

		yz			
		00	01	11	10
x	0	0	1	0	1
	1	1	0	1	0

$P = x \oplus y \oplus z$

(a) 3-bit even parity generator

Transmit x,y,z,P – always should have even # of bits

9/23/10 (c) S. Fells, since 2010 39

Example 2: Design a 3-bit w/even parity checker (4 bits should be even)

P	x	y	z	E
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0
1	1	1	1	1

9/23/10 1 (c) S. Fells, since 2010 40

Example 2: Design a 3-bit w/even parity checker (4 bits should be even)

P	x	y	z	E
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Px	yz			
	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$E = P \oplus x \oplus y \oplus z$

- Outputs a 1 if the data has an odd number of 1's.

9/23/10 1 (c) S. Fells, since 2010 41

4bit Even Parity Checker

(b) 4-bit even parity checker

9/23/10 (c) S. Fells, since 2010 42

A brief intro to HDL

- most combinational circuits are complicated
 - need high level description (HDL)
 - communicate between designers
 - simulate on computer
 - use computer to simplify
 - describe design
- Verilog simulator comes with your text
- VHDL another language
- Other description languages out there
 - good to be familiar with a few

9/23/10

(c) S. Fels, since 2010

43

Simple Circuit

```
// Verilog model: Simple_Circuit
module Simple_Circuit (A, B, C, D, E);
  output D, E;
  input  A, B, C;
  wire  w1;

  and   G1 (w1, A, B); // Optional gate instance
  not   G2 (E, C);
  or    G3 (D, w1, E);
endmodule
```

9/23/10

(c) S. Fels, since 2010

44

Simple Circuit with prop-delay


```
// Verilog model of simple circuit with propagation delay
module Simple_Circuit_prop_delay (A, B, C, D, E);
  output D, E;
  input  A, B, C;
  wire  w1;

  and   #(30) G1 (w1, A, B);
  not   #(10) G2 (E, C);
  or    #(20) G3 (D, w1, E);
endmodule
```

9/23/10

(c) S. Fels, since 2010

45



- ### Summary
- maps for simplifying Boolean functions
 - Product of sums simplification
 - Don't cares in the map
 - NAND and NOR
 - XOR and Parity for generating and checking
 - a brief intro to HDL
 - combinational circuits can get very complex
- 9/23/10 (c) S. Fels, since 2010 47
