

Combinational Logic Chapter 4

EECE 256

Dr. Sidney Fels

Steven Oldridge

Topics

- Combinational circuits
- Combinational analysis
- Design procedure
 - simple combined to make complex
 - adders, subtractors, converters
 - decoders, multiplexers
 - comb. design with decoders and muxes


10/13/10

(c) S. Fels, since 2010

2

Combination Circuit

- Output depends only on present value of input



NOTE: No Memory or feedback paths

10/13/10

(c) S. Fels, since 2010

3

Combination Circuit

- What happens if we add memory?


10/13/10

(c) S. Fels, since 2010

4

Combination Circuit

- What happens if we add memory?



Called a: *Sequential Circuit*
 - output function of input and memory
 - changes over time

10/13/10

5

Combination Circuit

- We'll focus on combinational design first
 - useful for designing how memory will change when making sequential circuits

10/13/10

(c) S. Fels, since 2010

6

Combinational Analysis


- Sometimes need to:
 - confirm circuit does what it is supposed to
 - reverse engineer circuit
- Steps (start at input and work to outputs):
 1. label all outputs that are f_n' of inputs and derive Boolean expression
 2. label all outputs that f_n' of inputs and labels done in step 1 and derive Boolean expressions
 3. repeat until all outputs have Boolean f_n'
 4. use substitution to get Boolean f_n based only on inputs
 - fill in truth table

10/13/10

(c) S. Fels, since 2010

7

Combinational Analysis




10/13/10

(c) S. Fels, since 2010

8

Combinational Analysis



10/13/10

(c) S. Fels, since 2010

9

Combinational Analysis

$F_1 = ABC + T_1 \cdot F_2'$; continue substituting
 $F_1 = A'BC' + A'B'C + AB'C' + ABC$

10/13/10 (c) S. Fels, since 2010 10

Combinational Design

1. Determine the number of inputs and outputs
2. Assign symbols
3. Derive the truth table
4. Obtain simplified functions for each output
5. Draw the logic diagram

10/13/10 (c) S. Fels, since 2010 11

Adders

- most fundamental unit in computer
- add two numbers
 - let's start with binary...

10/13/10 (c) S. Fels, since 2010 12

$\frac{1}{2}$ Adder Design

- Step 1 – # of inputs and outputs
 - let's start with $\frac{1}{2}$ adder first
 - i.e. let's not worry about carry in just yet

	0	0	1	1
sum	+	0	1	0
carry out		0	1	0
	0	0	0	1

10/13/10

(c) S. Fels, since 2010

13

$\frac{1}{2}$ Adder Design

- Step 2 – Assign symbol names

	0	0	1	1	A
sum	+	0	1	0	B
carry out		0	1	0	S
	0	0	0	1	C

10/13/10

(c) S. Fels, since 2010

14

$\frac{1}{2}$ Adder Design

- Step 3 – Derive Truth Table

	0	0	1	1	A
sum	+	0	1	0	B
carry out		0	1	0	S
	0	0	0	1	C

A	B	S	C
0	0	0	0
0	1	0	0
1	0	0	0
1	1	0	1

10/13/10

(c) S. Fels, since 2010

15

½ Adder Design

- Step 4 – Derive simplified form
 - use k-maps, Boolean Algebra, etc.

	0	0	1	1	A
+ 0	0	1	0	1	B
sum	0	1	1	0	S
carry out	0	0	0	1	C

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$S = A \oplus B$
 $C = AB$

10/13/10 (c) S. Fells, since 2010 16

½ Adder Design

- Step 5 – Draw circuit diagram

	0	0	1	1	A
+ 0	0	1	0	1	B
sum	0	1	1	0	S
carry out	0	0	0	1	C

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$S = A \oplus B$
 $C = AB$

10/13/10 (c) S. Fells, i 16

Full Adder

- We need to worry about possible carry-in though
- Same procedure
 - input: x, y, Cin
 - output: S and Cout
 - find TT

x	y	Cin	S	Cout
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

10/13/10 (c) S. Fells, since 2010 18

Full Adder


- We need to worry about possible carry-in though
- Same procedure
 - input: x, y, Cin
 - output: S and Cout
 - find TT

x	y	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

10/13/10 (c) S. Fels, since 2010 19

Full Adder

- Derive Boolean expressions




$S = x'y'C_{in} + x'y'C_{in}' + xy'C_{in}' + xyC_{in}$

$C_{out} = xy + xC_{in} + yC_{in}$

10/13/10 (c) S. Fels, since 2010 20

Full Adder


- Derive Boolean expressions





$S = x'y'C_{in} + x'y'C_{in}' + xy'C_{in}' + xyC_{in} = (x \oplus y) \oplus C_{in}$

$C_{out} = xy + xC_{in} + yC_{in} = (x \oplus y) C_{in} + xy$

10/13/10 (c) S. Fels, since 2010 21







Can we fix this?

- we need to compute carry bits in parallel rather than cascade
- Then, use some $\frac{1}{2}$ adders with extra circuits to fix the sum depending upon the computed carries


10/13/10

(c) S. Fels, since 2010

25

n-bit Carry look-ahead Adder

- Recall that for the design of the parallel adder to work, the signal must propagate through the gates before the correct output sum is available.
- *Total propagation time = propagation delay of a typical gate \times the number of gates*
- Let's look at S_3 .
 - Inputs A_3 and B_3 are available immediately.
 - However, C_3 is available only after C_2 is available.
 - C_2 has to wait for C_1 , etc.



10/13/10

n-bit Carry look-ahead Adder

- The number of gate levels for the carry to propagate is found from the FA circuit




Fig. 4-10 Full Adder with P and G Shown

10/13/10

(c) S. Fels, since 2010

27

n-bit Carry look-ahead Adder

- let's look at each stage to see how we know what the carry is




Fig 4.10 Full Adder with Pass G Shown

- P_i = A_i ⊕ B_i (carry prop)
- G_i = A_iB_i (carry generate)

- S_i = P_i ⊕ C_i
- C_{i+1} = G_i + P_iC_i

10/13/10

(c) S. Fels, since 2010

28

n-bit Carry look-ahead Adder

- let's look at each stage to see how we know what the carry is




Fig 4.10 Full Adder with P and G Shown

- P_i = A_i ⊕ B_i (carry prop)
- G_i = A_iB_i (carry generate)

- S_i = P_i ⊕ C_i
- C_{i+1} = G_i + P_iC_i

Now, calculate each stage's Carry in terms of Cin (i.e. C₀) and Ps or Gs.

10/13/10

(c) S. Fels, since 2010

29

n-bit Carry look-ahead Adder

- C₀ = C_{in}
- C₁ = G₀ + P₀C₀
- C₂ =
- C₃ =

10/13/10

(c) S. Fels, since 2010

30

n-bit Carry look-ahead Adder

- $C_0 = C_{in}$
- $C_1 = G_0 + P_0 C_0$
- $C_2 = G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0)$
 $= G_1 + P_1 G_0 + P_1 P_0 C_0$
- $C_3 =$

10/13/10

(c) S. Fehs, since 2010

31

n-bit Carry look-ahead Adder

- $C_0 = C_{in}$
- $C_1 = G_0 + P_0 C_0$
- $C_2 = G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0)$
 $= G_1 + P_1 G_0 + P_1 P_0 C_0$
- $C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 G_0 + P_1 P_0 C_0)$
 $= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_2 P_1 P_0 C_0$


So, all carries are now computed in P_2 , G_s and C_0

10/13/10

(c) S. Fehs, since 2010

32

Carry look-ahead circuit




10/13/10

33

4 bit Carry look-ahead Adder

- $P_i = A_i \oplus B_i$
- $G_i = A_i B_i$
- $S_i = P_i \oplus C_i$



What is propagation delay?

10/13/10

(c) S. Fels, since 2010

34

Binary Subtractor

- How to make a binary subtractor?

10/13/10

(c) S. Fels, since 2010

35

Binary Subtractor

- How to make a binary subtractor?
 - remember: 2's complement converts subtraction into addition
 - so, when we want to subtract,
 - make the input a 2's complement number
 - and add
 - check for overflow
 - 2's complement?
 - invert the bits + 1

10/13/10

(c) S. Fels, since 2010

36

4-bit Binary subtractor

A-B

What about overflow?

- if unsigned – if $B > A$; look at C_{out}
- if signed – if $A +ve$ and $B -ve$ or $A -ve$ and $B +ve$
- look at C_{out} and sign bit (C_3) – should be same

10/13/10 (c) S. Fels, since 2010 37

overflow

case 1: A,B unsigned: $B > A$ and result < -7

	0	0	1	1
-	1	0	1	1

3 11 unsigned
-8

	0	0	1	1
+	0	1	0	1
1	1	0	0	0

3 2's comp of 11 unsigned
-8

10/13/10 (c) S. Fels, since 2010 38

overflow

case 2 - signed: a is -ve, b is +ve; result < -7 , i.e. $-6 - (+6)$


	1	0	1	0
-	0	1	1	0


-6 -(+6) signed


	1	0	1	0
+ (2's comp of +6)	1	0	1	0
10/13/10				

-6 + (2's complement of +6)
-12 – but 4 bits only -7 to +7

(c) S. Fels, since 2010 39







Design of a BCD Adder


- Add two decimal numbers
 - $(0-9)+(0-9)+(1) = 0-19$ - don't forget carry
- How to begin?
 - truth table
 - can we use existing circuit
 - binary adder?

10/13/10

(c) S. Fels, since 2010

43

Design of a BCD Adder



If we just put decimal numbers in, it almost works...

10/13/10

(c) S. Fels, since 2010

44

BCD adder TT

Table 4.5
Derivation of BCD Adder

K	Binary Sum				BCD Sum				Decimal
	Z6	Z4	Z2	Z1	C	S6	S4	S2	
0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0
0	0	0	1	1	0	0	0	1	1
0	0	0	1	0	0	0	1	0	2
0	0	1	0	0	0	0	1	0	3
0	0	1	0	1	0	0	0	1	4
0	0	1	1	0	0	0	1	0	5
0	0	1	1	1	0	0	1	1	6
0	0	1	1	1	0	0	1	1	7
0	1	0	0	0	0	1	0	0	8
0	1	0	0	1	0	1	0	1	9
0	1	0	1	0	1	0	0	0	10
0	1	0	1	1	1	0	0	0	11
0	1	1	0	0	1	0	0	1	12
0	1	1	0	1	1	0	0	1	13
0	1	1	1	0	1	0	1	0	14
0	1	1	1	1	1	0	1	0	15
1	0	0	0	0	1	0	1	1	0
1	0	0	0	1	1	0	1	1	1
1	0	0	1	0	1	1	0	0	17
1	0	0	1	1	1	1	0	0	18
1	0	0	1	1	1	1	0	0	19

10/:

45

BCD adder TT							
Table 4.5 Derivation of BCD Adder							
K	Binary Sum			BCD Sum			Decimal
	Z ₆	Z ₄	Z ₂	S ₈	S ₄	S ₂	
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	0	0	0	2
0	0	1	0	1	0	0	3
0	0	1	0	0	1	0	4
0	0	1	1	0	0	1	5
0	0	1	1	0	1	0	6
0	0	1	1	1	0	1	7
0	1	0	0	0	0	1	8
0	1	0	0	1	0	0	9
10/:							45

same as binary repn'

need decimal carry

BCD adder TT							
Table 4.5 Derivation of BCD Adder							
K	Binary Sum			BCD Sum			Decimal
	Z ₆	Z ₄	Z ₂	S ₈	S ₄	S ₂	
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	0	0	0	2
0	0	0	1	1	0	0	3
0	0	1	0	0	0	1	4
0	0	1	0	1	0	0	5
0	0	1	1	0	0	1	6
0	0	1	1	1	0	1	7
0	1	0	0	0	0	1	8
0	1	0	0	1	0	0	9
10/:							47

same as binary repn'


need decimal carry


$$C = K + Z_6 Z_4 + Z_4 Z_2$$


BCD adder TT										
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	1	10
0	1	1	0	0	1	0	0	1	0	11
0	1	1	0	1	0	1	0	0	0	12
0	1	1	1	0	1	0	1	1	1	13
0	1	1	1	1	0	1	0	0	0	14
1	0	0	0	0	0	1	0	1	0	15
1	0	K ₄	0	1	0	1	1	1	0	16
1	0	0	1	1	1	0	0	0	0	17
1	0	0	1	1	1	1	0	0	1	18
1	0	0	1	1	1	1	0	0	1	19


if C=1; need to add 6 to the Binary sum
- so we need another binary adder

So, we can now draw circuit as we have C and final Sum









Decoder design


Inputs			Outputs							
x	y	z	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0								
0	0	1								
0	1	0								
0	1	1								
1	0	0								
1	0	1								
1	1	0								
1	1	1								


10/13/10 (c) S. Fells, since 2010 53


Decoder truth table

Inputs			Outputs							
x	y	z	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

10/13/10 (c) S. Fells, since 2010 54







Boolean Functions with Decoders


- since we have all minterms it is easy to combine them for our Boolean functions
- For example:
 - $S = \Sigma(1, 2, 4, 7)$
 - $C = \Sigma(3, 5, 6, 7)$

10/13/10

(c) S. Fehs, since 2010

58

Boolean Function with Decoders



10/13/10

(c) S. Fehs, since 2010

59

Encoders

- Inverse operation of a decoder
 - It has $2n$ inputs and generates n codewords
- Example: Design a 8×3 encoder

10/13/10

(c) S. Fehs, since 2010

60

8x3 Encoders							
Table 4.7 Truth Table of an Octal-to-Binary Encoder							
Inputs							Outputs
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	1
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	1
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

$X = D_4 + D_5 + D_6 + D_7$
 $Y = D_2 + D_3 + D_6 + D_7$
 $Z = D_1 + D_3 + D_5 + D_7$

10/13/10 (c) S. Fels, since 2010 61

8x3 Encoders							
Table 4.7 Truth Table of an Octal-to-Binary Encoder							
Inputs							Outputs
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	1
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

$X = D_4 + D_5 + D_6 + D_7$
 $Y = D_2 + D_3 + D_6 + D_7$
 $Z = D_1 + D_3 + D_5 + D_7$

What's the problem here?

10/13/10 (c) S. Fels, since 2010 62

Priority Encoder

- For the other inputs use priority to determine output
 - i.e. D_3 takes priority over D_2 ; D_2 over D_1 etc.

10/13/10 (c) S. Fels, since 2010 63

Priority Encoder


Table 4.8
Truth Table of a Priority Encoder

Inputs				Outputs		
D₀	D₁	D₂	D₃	x	y	v
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

10/13/10

(c) S. Fels, since 2010


64



10/13/10

(c) S. Fels, since 2010

65




10/13/10

(c) S. Fels, since 2010

66

Multiplexers

- A multiplexer selects one of many inputs and directs it to the output.




- The selection may be controlled by "select lines"
- Normally 2^n input lines: n select lines

10/13/10 (c) S. Fehs, since 2010 67

Multiplexers


- Example: 2×1 multiplexer



- How to design?
 - let's design 4×1 MUX
 - code redirects input
 - use AND gate with minterm
 - like decoder with AND gate

10/13/10 (c) S. Fehs, since 2010 68

4×1 MUX



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

10/13/10 (c) S. Fehs, since 2010 69

Using MUXes for Boolean functions

- Use a multiplexer to implement the following function:
 - $F = x'y'z + x'yz' + xy'z + xyz$
- Idea:
 - notice that MUX is a decoder + OR gate
 - use the selector to direct correct value to output

10/13/10

(c) S. Fehs, since 2010

70

Using MUXes for Boolean functions

- Example
 - $F(x,y,z) = \Sigma(1,2,6,7)$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

(a) Truth table

10/13/10

(c) S. Fehs, since 2010

71

Using MUXes for Boolean functions

- Example
 - $F(x,y,z) = \Sigma(1,2,6,7)$

x	y	z	F
0	0	0	0 $F = z$
0	0	1	1
0	1	0	1 $F = z'$
0	1	1	0
1	0	0	0 $F = 0$
1	0	1	0
1	1	0	1 $F = 1$
1	1	1	1

(a) Truth table

10/13/10


(c) S. Fehs, since 2010

72

Using MUXes for Boolean functions

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

(a) Truth table



(b) Multiplexer implementation

10/13/10

(c) S. Fels, since 2010

73

Using MUX for Boolean Fn'

- Design a Full-adder
 - $S(x,y,z) = \Sigma(1,2,4,7); C(x,y,z) = \Sigma(1,2,4,7)$

x	y	z	s	c
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

10/13/10

(c) S. Fels, since 2010

74

Using MUX for Boolean Fn'

- Design a Full-adder
 - $S(x,y,z) = \Sigma(1,2,4,7); C(x,y,z) = \Sigma(3,5,6,7)$

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

10/13/10

(c) S. Fels, since 2010


75

Using MUX for Boolean Fn'

- Design a Full-adder

$$S(x,y,z) = \Sigma(1,2,4,7); C(x,y,z) = \Sigma(3,5,6,7)$$

x	y	z	S	C	S_m	C_m
0	0	0	0	0	z	0
0	0	1	1	0	z	0
0	1	0	1	0	z'	z
0	1	1	0	1	z'	z
1	0	0	1	0	z'	z
1	0	1	0	1	z'	z
1	1	0	0	1	z	1
1	1	1	1	1	z	1



10/13/10

(c) S. Fels, since 2010

76

Summary

- Combinational circuits
- Combinational analysis
- Design procedure
 - simple combined to make complex
 - adders, subtractors, converters
 - decoders, multiplexers
 - comb. design with decoders and muxes

10/13/10

(c) S. Fels, since 2010

77