

Synchronous Sequential Logic

Chapter 5
Steve Oldridge
Dr. Sidney Fels

Topics


- Sequential Circuits
 - What happens when we add memory?
- Latches
- Flip-Flops
- Clocks
- State Tables
 - Reduction of States

10/6/2010

© Steve Oldridge since 2010

2

Sequential Circuits





10/6/2010

© Steve Oldridge since 2010

3

Synchronous Sequential Circuits



10/6/2010

c Steve Oldridge since 2010

4

Latches


- Maintains a State
 - Output is the same as long as there is power
 - Memory!
- SR Latch
 - NOR
 - NAND
- D Latch

10/6/2010

c Steve Oldridge since 2010

5

SR Latch



10/6/2010

c Steve Oldridge since 2010

6

SR Latch Truth Table

(a) Logic diagram

S	R	Q	Q'	
1	0	1	0	
0	0	1	0	(after S = 1, R = 0)
0	1	0	1	
0	0	0	1	(after S = 0, R = 1)
1	1	0	0	(forbidden)

(b) Function table

10/6/2010 c Steve Oldridge since 2010 7

SR Latch Truth Table (NAND edition)

(a) Logic diagram

S	R	Q	Q'	
1	0	0	1	
1	1	0	1	(after S = 1, R = 0)
0	1	1	0	
1	1	1	0	(after S = 0, R = 1)
0	0	1	1	(forbidden)

(b) Function table

10/6/2010 c Steve Oldridge since 2010 8

Controlling SR Latches

- We don't always want the circuit to change immediately

(a) Logic diagram

En	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; reset state
1	1	0	Q = 1; set state
1	1	1	Indeterminate

(b) Function table

10/6/2010 c Steve Oldridge since 2010 9


- What was the problem with latches?
 - If set and reset are both active...
 - $Q = Q'$ which is impossible
- How can we overcome that?
 - $R = S'$

10/6/2010

c Steve Oldridge since 2010

10

D Latch (Transparent Latch)




10/6/2010

c Steve Oldridge since 2010

11

Symbols for Latches



10/6/2010

c Steve Oldridge since 2010

12

Clocks & Edge Triggers

(a) Response to positive level

- Latch

(b) Positive-edge response

- FlipFlop

(c) Negative-edge response

10/6/2010 c Steve Oldridge since 2010 13


Edge triggered D Flip-Flop

10/6/2010 c Steve Oldridge since 2010 14

Positive Edge Trigger

10/6/2010 c Steve Oldridge since 2010 15

D Flip-Flop



10/6/2010

c Steve Oldridge since 2010

16

Other Flip-Flops?


- What is the main function of a flip-flop?
 - Store & output a value
 - Change only on an edge
- D flip-flop is most economical (least # of gates)
- Additional functionality can be useful

10/6/2010

c Steve Oldridge since 2010

17

JK Flip Flop



10/6/2010


c Steve Oldridge since 2010

18

JK Flip-Flop

Flip-Flop Characteristic Tables

JK Flip-Flop			
J	K	Q(t + 1)	
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(t)	Complement




10/6/2010

c Steve Oldridge since 2010

19

T Flip-Flop




10/6/2010

c Steve Oldridge since 2010

20

T Flip-Flop



T Flip-Flop		
T	Q(t + 1)	
0	Q(t)	No change
1	Q'(t)	Complement

10/6/2010

c Steve Oldridge since 2010

21

Characteristic Tables

JK Flip-Flop		
J	K	Q(t + 1)
0	0	Q(t) No change
0	1	0 Reset
1	0	1 Set
1	1	Q'(t) Complement

D Flip-Flop	
D	Q(t + 1)
0	Reset
1	Set


T Flip-Flop		
T	Q(t + 1)	
0	Q(t)	No change
1	Q'(t)	Complement

10/6/2010

c Steve Oldridge since 2010

22

Adding an Asynchronous Reset




10/6/2010

c Steve Oldridge since 2010

23

Adding an Asynchronous Reset



R	Clk	D	Q	Q'
0	X	X	0	1
1	↑	0	0	1
1	↑	1	1	0


(b) Function table

10/6/2010

c Steve Oldridge since 2010

24

Analysis of Sequential Circuits




10/6/2010

c Steve Oldridge since 2010

25

Analysis of Sequential Circuits



10/6/2010

c Steve Oldridge since 2010

26

State Table

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

10/6/2010

c Steve Oldridge since 2010

27

State Table

Second Form of the State Table


Present State		Next State				Output	
		x = 0		x = 1		x = 0	x = 1
A	B	A	B	A	B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

10/6/2010

c Steve Oldridge since 2010

28

State Diagram



10/6/2010


c Steve Oldridge since 2010

29

State Diagram

Second Form of the State Table

Present State		Next State				Output	
		x = 0		x = 1		x = 0	x = 1
A	B	A	B	A	B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0




10/6/2010

c Steve Oldridge since 2010

30

Sequential Circuit Example




(a) Circuit diagram

10/6/2010

c Steve Oldridge since 2010

31

Sequential Circuit Example



(a) Circuit diagram

Present state	Inputs		Next state
	A	x y	A
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


(b) State table

10/6/2010

c Steve Oldridge since 2010

32


Sequential Circuit Example



(a) Circuit diagram

Present state	Inputs		Next state
	A	x y	A
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(b) State table




(c) State diagram

10/6/2010

c Steve Oldridge since 2010

33

Analysis with JK FFs



10/6/2010

c Steve Oldridge since 2010

34

Analysis with JK FFs


Present State		Input <i>x</i>	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>		<i>A</i>	<i>B</i>	<i>J_A</i>	<i>K_A</i>	<i>J_B</i>	<i>K_B</i>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

10/6/2010

c Steve Oldridge since 2010

35

Analysis with JK FFs




10/6/2010

c Steve Oldridge since 2010

36

Analysis with T flip flops



10/6/2010

c Steve Oldridge since 2010

37

Analysis with T flip flops


Present State		Input <i>x</i>	Next State		Output <i>y</i>
<i>A</i>	<i>B</i>		<i>A</i>	<i>B</i>	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

10/6/2010

c Steve Oldridge since 2010

38

Mealy Machines and Moore Machines



10/6/2010

c Steve Oldridge since 2010

39

Mealy or Moore?

10/6/2010 c Steve Oldridge since 2010 40

Mealy or Moore?

10/6/2010 c Steve Oldridge since 2010 41

How do hardware developers create circuits?

- Visual Layout
 - Draw the circuits by connecting components
 - Not practical for large scale or VLSI
- Verilog / VHDL
 - Describe the circuit's functionality in code
 - Run it through a 'compiler'
 - Output is a circuit
 - Language details are in your text

10/6/2010 c Steve Oldridge since 2010 42

How do hardware developers create circuits?

- Verilog / VHDL
 - Describe the circuit's functionality in code
 - Run it through a 'compiler'
 - Output is a circuit compiled / synthesized onto / into hardware
 - FPGA
 - Custom ASIC
 - Language details are in your text

10/6/2010

c Steve Oldridge since 2010

43

Verilog


- Behavioral Modeling
 - What is the circuit supposed to do?
 - Describe Inputs / Outputs / States
- Structural Modeling
 - What blocks make up the circuit?
 - How are they connected?

10/6/2010

c Steve Oldridge since 2010

44

State Reduction



10/6/2010

c Steve Oldridge since 2010

45

Examine the State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>g</i>	<i>f</i>	0	1
<i>g</i>	<i>a</i>	<i>f</i>	0	1

10/6/2010

© Steve Oldridge since 2010

46

Reducing

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>e</i>	<i>f</i>	0	1

10/6/2010

© Steve Oldridge since 2010

47

Reducing Again


Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>d</i>	0	1
<i>e</i>	<i>a</i>	<i>d</i>	0	1

10/6/2010

© Steve Oldridge since 2010

48

Our new state diagram




10/6/2010

c Steve Oldridge since 2010

49

Comparing...



10/6/2010

c Steve Oldridge since 2010

50

State Assignment

State	Assignment 1, Binary	Assignment 2, Gray Code	Assignment 3, One-Hot
<i>a</i>	000	000	00001
<i>b</i>	001	001	00010
<i>c</i>	010	011	00100
<i>d</i>	011	010	01000
<i>e</i>	100	110	10000

10/6/2010

c Steve Oldridge since 2010

51

Applying Binary Assignment to our Example

Reduced State Table with Binary Assignment 1

Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1

10/6/2010

© Steve Oldridge since 2010

52

Design Procedure


- Derive a state diagram
- Reduce the number of states
- Assign binary values to states
 - Integrate this into your state table
- Choose the type of flip-flops
- Derive the flip-flop input and output equations
- Draw (or code) the logic diagram

10/6/2010

© Steve Oldridge since 2010

53

State Diagram ->



10/6/2010

© Steve Oldridge since 2010

54

Reduced Binary State Table ->


Present State		Input	Next State		Output
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

10/6/2010

c Steve Oldridge since 2010

55

Boolean Maps ->




10/6/2010

c Steve Oldridge since 2010

56

Circuit!



10/6/2010

c Steve Oldridge since 2010

57

Excitation Tables

Flip-Flop Excitation Tables

$Q(t)$	$Q(t = 1)$	J	K	$Q(t)$	$Q(t = 1)$	T
0	0	0	X	0	0	0
0	1	1	X	0	1	1
1	0	X	1	1	0	1
1	1	X	0	1	1	0


(a) JK
(b) T

10/6/2010

© Steve Oldridge since 2010

58

State Diagram ->



10/6/2010

© Steve Oldridge since 2010

59

JK FF Excitation Tables ->

Present State		Input	Next State		Flip-Flop Inputs			
A	B	x	A	B	J_A	K_A	J_B	K_B
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1

10/6/2010

© Steve Oldridge since 2010

60

Boolean Maps ->

		B				
		Bx	00	01	11	10
A	0	m_0	m_1	m_3	m_2	1
	1	X	X	X	X	X
		x				
		$J_A = Bx'$				

		B				
		Bx	00	01	11	10
A	0	m_0	X	X	X	X
	1	m_4	m_5	m_6	m_7	1
		x				
		$K_A = Bx$				

		B				
		Bx	00	01	11	10
A	0	m_0	1	X	X	X
	1	m_4	1	X	X	X
		x				
		$J_B = x$				

		B				
		Bx	00	01	11	10
A	0	m_0	X	X	m_3	1
	1	m_4	X	X	1	m_7
		x				
		$K_B = (A \oplus x)'$				

10/6/2010 c Steve Oldridge since 2010 61

Circuit

10/6/2010 c Steve Oldridge since 2010 62

How do we implement a binary counter?

10/6/2010 c Steve Oldridge since 2010 63

State / Excitation Table ->


Present State			Next State			Flip-Flop Inputs		
A_2	A_1	A_0	A_2	A_1	A_0	T_{A2}	T_{A1}	T_{A0}
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	1	1
1	1	1	0	0	0	1	1	1

10/6/2010

c Steve Oldridge since 2010

64

Boolean Maps ->




10/6/2010

c Steve Oldridge since 2010

65

Circuit



10/6/2010

c Steve Oldridge since 2010

66

Sequential Circuit Design Process Review

- Derive a state diagram
- Reduce the number of states
- Assign binary values to states
 - Integrate this into your state table
- Choose the type of flip-flops
- Derive the flip-flop excitation table
- Create the Boolean Maps
- Draw (or code) the logic diagram

10/6/2010

c Steve Oldridge since 2010

67

Review

- Sequential Circuits
- Latches
- Flip-Flops
- Design of Sequential Circuits
 - State Diagrams
 - State Tables
 - Reduction of States
 - Excitation tables
 - Boolean Maps

10/6/2010

c Steve Oldridge since 2010

68

10/6/2010

c Steve Oldridge since 2010

69
