Memory and Programmable Logic

Chapter 7

Steve Oldridge Dr. Sidney Fels

Topics

- Random Access Memory (RAM)
- Memory Decoding
- Error Detection & Correction
- Read-Only Memory (ROM)
- Programmable Logic Array
- Programmable Array Logic
- Sequential Programmable Devices











Read & Write Ops

Read

- Set the binary address lines
- Activate the Read signal
- Write
 - Set the binary address lines
 - Set the input
 - Activate Write

Memory Enable	Read/Write	Memory Operation
0	Х	None
1	0	Write to selected word
1	1	Read from selected word













Types of Memories

- Sequential Access Memory
- Static RAM
 - Latches store the values
- Dynamic RAM
 - Electric charge stored on capacitors
 - Capacitors must be periodically refreshed
- ROM
 - Nonvolatile memory

















Error Detection and Correction

- Hamming Code

 K 'parity' bits are added to an N bit word
 Bits have a particular calculable value
- Positioned in Powers of 2

-1, 2, 4, 8

Hamming Code Example

- 11000100
- P₁ P₂ 1 P₄ 100 P₈0100
- P₁ = XOR (3,5,7,9,11)
- P₂ = XOR (3,6,7,10,11)
- P₃ = XOR (5,6,7,12)
- P₄ = XOR (9,10,11,12)

Hamming Code Check

- 001110010100
- C₁ = XOR (1,3,5,7,9,11)
- C₂ = XOR (2,3,6,7,10,11)
- C₃ = XOR (4,5,6,7,12)
- C₄ = XOR (8,9,10,11,12)

Hamming Code continued

- How do we determine Parity and Check equations for other size numbers?
- Determine the numbers from [0, 2^k-1]
 Least significant bit is 1 for (1,3,5,7 etc.)
 Bit 1 is a 1 for (2,3,6,7 etc.)

Single Error Correction, Double Error Detection

- 001110010100P₁₃
- P₁₃= XOR of all 12 bits
 - Tells us if there was only one error or not
- If C=0, P=0 No Error
- If C!=0, P=1 Only 1 error, Correct it
- If C!=0, P=0 More than one Error
- If C=0, P=1 Error occurred in P₁₃

Ranae of Data Bits for k Check Bits					
Number of Check Bits, k	Range of Data Bits, <i>i</i>				
3	2–4				
4	5-11				
5	12-26				
6	27-57				
7	58-120				









		Input	ts		_			Out	puts			
I ₄	I 3	I2	<i>I</i> 1	<i>I</i> 0	A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	1	1	0	1	1	0	0	1	0
		1										
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1











	nput	s			Out	puts			
A ₂	<i>A</i> ₁	A ₀	B ₅	B 4	B ₃	B ₂	B ₁	B ₀	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49







4 Types of ROMs

- Mask Programming
 Done during the fab process
- Programmable ROM (PROM)
- All fuses are intact (set to 1) and are 'Blown'
- Erasable PROM (EPROM)
 Ultraviolet light used to reprogram
- Electronically Erasable PROM (EEPROM)

 Programmed connections can be erased via signal









			Inputs			Outputs (T) (C)		
	Product Term	A	B	с	F ₁	F ₂		
AB'	1	1	0	—	1	_		
AC	2	1	_	1	1	1		
BC	3	_	1	1	_	1		
A'BC'	4	0	1	0	1	-		

PLA Example

- F₁(ABC) = Sum(0,1,2,4)
 F₂(ABC) = Sum(0,5,6,7)

			Out	puts
	Product	Inputs	(C)	(T)
	term	A B C	F_1	F_2
В	1			
С	2			
С	3			
B'	<i>C'</i> 4			





Example

- X = A + BCD
- Y = A'B + CD + B'D'
- Z = ABC' + A'B'CD' + AC'D' + A'B'C'D
- W = ABC' + A'B'CD'
- Z = W + AC'D' + A'B'C'D

		AN	D Inp	outs		
Product Term	A	В	с	D	w	Outputs
1	1	1	0	_	_	w = ABC' + A'B'CD'
2	0	0	1	0	_	
3	_	_	_	_	_	
4	1	_	_	_	_	x = A + BCD
5	_	1	1	1		
6	_	_	_	_	_	
7	0	1	_	_	_	y = A'B + CD + B'D'
8	_	_	1	1	_	
9	_	0	_	0	_	
10	_	_	_	_	1	z = w + AC'D' + A'B'C'L
11	1	_	0	0	_	
12	0	0	0	1	_	







- Sequential Programmable Logic Device (SPLD)
- Complex Programmable Logic Device (CPLD)
- Field Programmable Gate Array (FPGA)

















FPGA CAD

- Synthesis
 - How can we best fit our design onto the device?
- Placement
 - Which blocks should go next to each other?
- Routing
 - How can we connect the wires that need connecting?





















tributes of the Xilinx Spartan XL Device Family									
Spartan XL	XCS05/XL	XCS10/XL	XCS20/XL	XCS30/XL	XCS40/X				
System Gates1	2K-5K	3K-10K	7K-20K	10K-30K	13K-40K				
Logic Cells ²	238	466	950	1,368	1,862				
Max Logic Gates	3,000	5,000	10,000	13,000	20,000				
Flip-Flops	360	616	1,120	1,536	2,016				
Max RAM Bits	3,200	6,272	12,800	18,432	25,088				
Max Avail I/O	77	112	160	192	224				

	C ~	orto	n II	Low			
	Sp	ana	II II	Fam	iy		
partan II Device Attributes							
Spartan II FPGAs	XC2S15	XC2S30	XC2S50	XC25100	XC2S150	XC2S200	
System Gates1	6K-15K	13K-30K	23K-50K	37K-100K	52K-150K	71K-200K	
Logic Cells ²	432	972	1,728	2,700	3,888	5,292	
Block RAM Bits	16,384	24,576	32,768	40,960	49,152	57,344	
	96	132	176	196	260	284	



Part	Spartan	Spartan XL	Spartan II		
Architecture	XC4000 Based	XC4000 Based	Virtex Based		
Max # System Gates	5K-40K	5K-40K	15K-200K		
Memory	Distributed RAM	Distributed RAM	Block + Distributed		
I/O Performance	80 MHz	100 MHz	200 MHz		
I/O Standards	4	4	16		
Core Voltage	5 V	3.3 V	2.5 V		
DLLs	No	No	Yes		















